

Digital System Design

< Block 1: VHDL Basic >

1. Introduction.

modelling → Entity → Test → Synthesis → Implementation → Verification.
输入输出 用VHDL描述 验证正确性 转换为 actual device performance.
电路 新电路

2. Facts, Entity, Architectures, Statements.

VHDL

Concurrent language, execute in parallel, describe hardware.

Code
Basic


```
library IEEE;
use IEEE.std_logic_1164.all;

entity e_name is
    port ( A, B, C : in std_logic;
           F       : out std_logic );
end e_name;

architecture arch of e_name is
begin
    -- 插入中间信号 signal D: std_logic;
    F <= A and B and C;
    F <= '1' when ( A = '0' and B = '0' ) else
        '0' when ( C = '0' ) else
        '0' ; -- 第一个满足的条件, 即赋值, 后续就不会执行了.
end arch;
```

3. Circuit Modelling Techniques.

Black-Box



Code
vector

```
a-data : in  std_logic_vector (4 downto 0);
b-data : out std_logic_vector (1 downto 0);
```

设计方法

- 1) dataflow modelling, 一般描述并发代码
- 2) behavioral modelling, 一般描述顺序代码
- 3) structural modelling

code
Structural modelling

```

component big_xor is
  port ( A, B : in std_logic;
         F   : out std_logic);
end component; -- 位于 architecture 的中间信号声明区域.
-- Method 1 of map port, 位置映射 (Implicit mapping)
label: big_xor port map ( x, y, z);
-- Method 2 of map port, 名称映射 (Direct mapping).
label: big_xor port map ( A => x, B => y, F => z);
-- 上述代码, x, y, z 是 entity 的接口.

```

4. Sequential Statements and Testbenches.

The heart of the behavioural style is the process statement.

code
Sequential Statement

```

[label]: process (A, B, C...) -- 敏感信号.
option
  variable temp : Integer range 0 to 10; -- 声明 variable.
begin
  if (Condition) then <statements>;
  elsif (Condition) then <statements>;
  else <statements>;
  end if;
  Case (INPUT) is
    when "00" => x <= a; y <= b;
    when "01" => <statements>;
    when OTHERS => <statements>;
  end case;
end process;

```

- Note
- 1) process 块整体是一个并发语句, 内部顺序执行, 但是注意 Signal 在 Process 内只有 process 结束时才会变化, 即并发的最后执行的语句 take the last one, 块内变量随时变化, 均用 variable
 - 2) case 与 when 类似, 只有一个会被触发, 但是 case 可以在一个 <statements> 中对多个 signal 赋值.

Test Benches A simulation tools can verify the correctness of model in terms of functionality and timing. The test is on Unit Under Test (UUT).

code
Test
Bench

```
entity big-xnor-tb is
end big-xnor-tb; -- 2 input/output
architecture behaviour of big-xnor-tb is
    component big-xnor is
        port (...);
    end component;
    -- Signal 声明 ex. signal A, B, F = std-logic;
begin
    label: big-xnor port map (A => A, B => B, F => F);
    process
    begin
        A <= '0'; B <= '1'; wait for 10 ns;
        wait;
    end process;
end behaviour;
```

} 2 entity 体.
(port).

} 声明

} 初始化


} 设置测试
语句.

code
clock

```
signal CLK = std-logic;
constant period = TIME := 10 ns;
process
begin
    CLK <= '1'; wait for (period/2);
    CLK <= '0'; wait for (period/2);
end process;
```

5. Hierarchical Design & Combinational Blocks.

Decoder Expansion



Others decoder, encoder, Priority encoder (31真值表).

code
MUX



```
port ( D3, D2, D1, D0 : in std-logic-vector (7 downto 0);
    ... );
    with S select
        Y <= D3 when "11";
        D2 when "10";
        D0 when others;
```

} select-when 并发语句.

Note 可以用 5 个 4 to 1 MUX 组成 1 个 16-1 MUX

shifting 左/右 shift, 以及 incoming bits 16 位输入.

可以用 8 个 2 to 1 MUX 组成 一个 4 bit 的 shift



左移并补 0.

基本的 decoder 和 MUX 可以用来造更大的电路.

注意

$D_1 \leftarrow D_0$ (2 down to 0) & '0';

$X_1 \leftarrow X_0$ (21 down to 0) & "00";

表示并置符.

补 0 或 1, 补 0 或 1.

<Block 2: ALU, Sequential Blocks, Buffers>

1. 补码.

对符号位, 有符号数 (补码) 是本身, 负数是绝对值按位取反再加工.

补码的首位是符号位, 符号位为 signed number, 相同首位相加, 结果首位不同于两个加数, 则发生 overflow.

2. Adders, Subtractors, ALUs.

FA $S = X \oplus Y \oplus C_{in}$, $S \leftarrow X \text{ xor } Y \text{ xor } C$.

$C_{out} = X \cdot Y + X \cdot C_{in} + Y \cdot C_{in}$, $C \leftarrow (X \text{ and } Y) \text{ or } (X \text{ and } C_{in}) \text{ or } (Y \text{ and } C_{in})$.

Note 构造 Ripple Adder 的两种方法:

① 指定中间变量 Signal C: std_logic_vector (n downto 0). 对输入 X, Y, C 直接

$X \text{ xor } Y \text{ xor } C$, 但是每个 $C_{out} (C_{i+1})$ 的计算要基于前一个计算.

② 构造多个 FA, 再级连 ...

③ 由 Adder 构造 Subtractors 非常简单, $A - B = A + (-B)$ 也 = $A + (B \text{ 的补码})$.
对 Y 按位取反, 把 C_{in} 调为 1 即可.

Code generate


```
generate_label:
  for i in 0 to 3 generate
    label: FA port map (X => X(i), Y => Y(i), Cin => C(i),
                        S => S(i), Cout => C(i+1));
  end generate generate_label;
```

注意需要处理边界条件.

(Input/Output).

ALU

- 1) 有时某些 ALU 并不复杂, 直接使用 IEEE std logic - unsigned.all 库
可以用 $sum \leftarrow A+B$, $sum \leftarrow A-B$ 来完成操作. (+, - 符号位相同)
- 2) 同样, 实现多 bit ALU, 可以直... 也可以先 Bit-Slicing the ALU, 再
实例化并接.



3. Flip-Flops, Shift Registers and Counters


a. Dff

if (CLK'event and CLK = '1') then $Q \leftarrow D$; end if.

Note 在 process 中考虑所有可能组合时, 会生成不必要的 latch.


ensure that you provide a default signal assignment, or a catch-all condition

b. Register



Loadable Register $\rightarrow$ D Flip-flop with load enable

Other 1 shift Register with Output Hold.
Serial input.




注意使用
 $S \leftarrow Q_{out} (2 \text{ down to } 0) \& S-IN$
串行移位, 寄存器上升沿时将寄存器下
移 $S \Rightarrow Q_{out}$.

所有 D 的下一个值要么是 Q , 要么是 Q 移位.

Other 2

parallel input. 将 mixed input 从 serial 变为所有的 parallel 即可.


Universal shift Register. 可以给出一个统一的 Register, 有 hold, right/left shift 与 load 功能.



$Q[N], Q[N+1]$ 等也有条件为 0 意义,
可以修改为串行输入.

c. Counter

① Asynchronous. Ripple Counter.




后面的 T 触发器前接以
前面 T 触发器 Q 的上升沿
(Q 的下降沿) 作为触发.

Q_0 下一个 clock, up 计数. Q_1 下一个 clock, down, 倒计数.

但是存在 propagation delay, change are not immediate, we should wait.


the output become stable to read the correct results.

② fully synchronous counters. (复杂点, 但减少了硬件资源).



当 Enable 为 1 时, CLK 每上升沿, 最右的 S 变化, S 变化以后下一个 HA 的 input 也变化, 如此形成 counter.

Note 计数器其实是在做加法, 且每次加 1 的加法, 它是一种组合逻辑时序电路的作法. 可以将时序当作一个寄存器. 用于为组合逻辑提供输入和输出的场所. 那么, 减法倒计时器 Down Counter 是否也可以这样做.



用 VHDL 代码实现, 只高为

```

if (up) then
    Count <= Count + 1;
else
    Count <= Count - 1;
end if;

```


补充 1) Latches are often incorrectly generated when there is an existing condition to a circuit that does not have a corresponding output specification.

4. FIFO and LIFO Buffers.

1) $M \times N$ -bit. M 为位, N 为字, 每个字有 N 个位置.

2) FIFO 先进先出, LIFO 后进先出.


3) 时刻记住 full 时不可再入, 否则 overflow, 数据 lost, Full 和 empty 标志位是必要的!



$N \times (M \times N)$ shift Register 组成

<Block> = FSM and datapath Control


1. FSM Theory



对于 Moore machines: $NS = f(\text{input}, PS)$, $output = g(PS)$
 PS - present-state.

对于 Mealy machines: $NS = f(PS, \text{input})$, $output = f(PS, \text{inputs})$.

2) 一个对 FSM 有帮助的框图: (使用 state diagrams 和 state transition tables 都对 FSM 刻画).



2. FSM VHDL 设计

State Assignment

- 1) 选择 initial state code 应易于 reset, "0000" / "11111".
- 2) Minimise the no. of state variables that change on each transition.
- 3) 电路的复杂度 (关于 nx-logic) 取决于 state assignment.

对于 unused states 的处理:

- ① Minimal cost: ignore, make circuit unreliable.
- ② Minimal risk: unused states always transit to a safe state make the circuit be complex.

时序 设 logic 组合逻辑 需要 T_0 时间才能处理数据, 则时钟周期最小应满足.

$T_{mm} > T_0$, 那 $f_{max} < \frac{1}{T_0}$, 才能保证在下一个时钟到来之前数据被处理好, 即 circuit stable.

代码风格 使用两个 process 分别处理组合和时序 logic.

```

type state is (state1, state2, ...);
signal PS, NS: state;
process
case PS is
when state0 =>
end case
end process
    
```

每个状态变量

对于时序逻辑用 case-when 处理

State Variables Output

1) 一般状态变量通过 `type state is (...)` 声明, 具体的编码方式留给 synthesis tool, 但有时可能直接输出编码。

Code
编码

① with PS select

$Y \leftarrow '0'$ when ST0;
 $'1'$ when ST1;

② type state is (ST0, ST1)

attribute enum-encoding = ~~string~~ string;

attribute enum-encoding of state =

type is "0 1";

signal PS, NS = state;

3. Datapath Control.


Methodology

Datapath provides status to control unit and makes decisions on next state.

FSM $\rightarrow$ Control unit: determines the sequence of operations.

question number of input ports are limited $\Rightarrow$ load the operands sequentially. Need to control data flow and store data in order to perform required calculation.

Ex.




Break while task into smaller subtasks which can be undertaken sequentially with FSM.

不直接 output directly link to input, 因为组合 logic, 可能出现问题。

Large Digital System

A sequential circuit made up of interconnected flip-flops and gates: Partitioned into modular subsystems — modular and hierarchical design.



Register Transfer

Register transfer operations = movement of data stored in register and processing performed.

Register transfer Notation (RTN) = notation which describe the datapath.

使用 R + number 方式表示 Register.

① 简单 transfer: $R2 \leftarrow R1$, ($R1$ 存的信息 transfer 给 $R2$).

② 条件 transfer: $K1: R2 \leftarrow R1, R1 \leftarrow R2$, 当 $K1$ 和时钟同时满足时 $R2$ 和 $R1$ 交换信息.

应表示为 (语法) if (K) then

$R2 \leftarrow R1; R1 \leftarrow R2;$

end if;

③ 带操作的 transfer: Micro-Operations.

Arithmetic: $R0 \leftarrow R1 + R2$.

~~$R0 \leftarrow R1 - R2$~~ $R0 \leftarrow R1 + (R2)'$

Shifter: $R0 \leftarrow sl R0, R0 \leftarrow sr R0$

等算法中用 & 符号, 一般默认补 0.

此外还有 logic (与, or, not, xor)

(4个 word (位宽) 每个位宽 8bit, $R0, R1, R2, R3$)
寄存器, 两寄存器为输入输出 Register file.

datapath 很大时: there can be large number of control signals.

Control word: a collection of control signals sent to the datapath blocks.

Control word 是依据具体应用去设计的.

方法 检查 8bit 中有多少个 "1".

$R0 \leftarrow mps$
 $R2 \leftarrow 0000\ 0000$
 $R1 \leftarrow 0000\ 0001$
while ($R0 \neq 0$) do {

$R3 \leftarrow R0 \text{ AND } R1$

$R2 \leftarrow R2 + R3$


$R0 \leftarrow sr R0$.

} output $\leftarrow R2$, done $\leftarrow '1'$.

(OE = 1).

"zzzzzzzz" (高阻态), 在赋值之前

powerful datapath



Note 对于 datapath, 是0或1或许多不很直观的事情.

$R2 \leftarrow (R2 \text{ XOR } R2) : \text{是 } 0, R2 \leftarrow (R2 \text{ XOR } R2) + 1, \text{是 } 1.$

$R2 \leftarrow (R2 \text{ and } R2)$ 或 $R2 \leftarrow (R2 \text{ or } R2)$ 不变.

$R2 \leftarrow sr(R2 \text{ and } R2)$ 或 $R2 \leftarrow sr(R2 \text{ or } R2)$ 对自移位.

自身相 XOR, 自身相 and, or 可以变成 0, 1, 和自身移位操作.

要求: Just design a certain datapath with suitable micro-operations and give a fsm that properly controls the steps and dataflow.

<Block 4: Memory and Arithmetic>

1. Digital Memory Devices.

Define Bits that are stored in a structured way.


Size 与十进制不同, 这里的计法法是 2 的幂指数计法, $k \sim 2^{10}, M \sim 2^{20}, G \sim 2^{30}, T \sim 2^{40}$.
一般有 100 GB 指 100×2^{30} bytes, 大写的 B 指字节, 1 Byte = 8 bit.
align data words in parallel/serial.

RWM Read/write memory
① ROM: Read only memory
② RAM: Random-access memory
与 Random-access 对应的是 Serial Access. Data bits are stored serially.
Read or write head $\rightarrow$ 不可随机存取 access.
只沿顺序 travel 到下一个 location.
与 Serial Access 最大的区别: read or write a bit is independent of the bit's location.
但大多数都是 volatile (lose memory when power is removed).

a) Static RAM (SRAM).

断电或要盖 $\rightarrow$ 数据丢失.

基本存储单元是 D-latch (由 4 到 6 个 transistors 组成或不全是 D-latch).



b) ~~Dynamic~~ Dynamic RAM (DRAM).

读或写或时间久了会丢失.

refreshed periodically by reading it and writing it back.

与 FIFO, LIFO Buffer 不同, 每个 Register 是一个字.


process: 每个 capacitor 和 transistor 存储一个 bit, mos transistor

当 transistor 关闭时, charge on capacitor 应保持 (remain)

但是 imperfect isolation across transistor cause charge to leak

DRAM's density > SRAM 更大, cost per bit lower.

detail of DRAM cell



2. Binary Arithmetic.

Unsigned Multiplication. 步骤如下. ($A \times B = S$, $N \text{ bit} \times N \text{ bit} \rightarrow 2N \text{ bit}$).

可以有 longhand Multiplication (长乘法相加)

和 Alternative scheme 两种方法 (Running sum)

其实这两种方法都是 long hand multiplication

对于 Alternative, 也有两种方法.


① 固定 S 不动 (Running sum), 每次移位 A 和 B ($A \ll 1, B \gg 1$), 判断 B 是否

为 1, 决定加还是减, 可以由组合 logic 或 control unit 控制的数据 path 实现.

用 and 代替判断 B 是否为 0.

② 固定 A 不动 (最高 N 位), 将 $[S|B]$ 合并为 $2N \text{ bit}$, 每次 $[S|B]$ 右移

并判断 $[S|B]$ 最低位是否为 0. 节省了 $N \text{ bit}$ 内存.



①的 FSM.

②的补充: allocate $[2N]$ bits to the running sum and multiplier. Combine the running sum and the multiplier.

注意此时可能有进位, 需要一个 register 存储 carry out 的值.

Signed multiplication

Q1: 因为移位, 首位没对齐, 符号错误 $\rightarrow$ 扩展到相对符号位再加.

Q2: running sum 溢出 $\rightarrow$ 再次移位, 扩展一位.

Q3 = 定数时, 最高位未被正常对齐 $\rightarrow$ ① Correction at End

② Correction at Last step.

~~对于~~ 对于 signed 数, 在 MSB 填充任意 bit 与 MSB 相同的 bit, 数值不变, 所以
用该操作对 Signed 数进行扩展

Correction at end:

Correction is N bit and is shifted N bits to left. $2^N(2^N - A)$.

Correction ⁱⁿ last step:

Correction is $(N+1)$ bits and is shifted $(N-1)$ bits to left.





$$2^{N-1}(2^{N+1} - A)$$


增添一位

再取反!


移位前二个移位

多移一位的移位!






24




4-bit binary ripple counter

4-bit synchronous counter


You can cascade more HAs to build a larger counter.



How can you change the HA to turn the design into an Up/down counter?




4 x 1 FIFO: Example




5

4 x 1 LIFO: Example




13

Building FIFO: Completed



9

LIFO: Shift Register Implementation




16

Register File

Control signals are:

- write enable (WE)
- write address (WA)
- read address A (RA)
- read address B (RB)








ALU

Control	Function	Control	Function
000	NOT A	100	Add
001	AND	101	A + 1
010	OR	110	Subtract
011	XOR	111	A - 1

Shifter


Control	Function
00	Pass
01	Shift left
10	Shift right
11	Pass






23

- N bits unsigned multiplicand and multiplier gives you a $2N$ bits unsigned product.
- Only $(N - 1)$ N -bit additions are required for running sum.
- So we just need $(N - 1) \times N$ -bit adders.



24


The N -bit multiplicand starts in the right half of the register and is shifted left 1 bit on each step.



Algorithm starts with running sum initialised to 0, multiplicand loaded to A and multiplier loaded to B (connections not shown here).

The multiplier is shifted in the opposite direction at each step.
Control unit decides when to shift registers A and B and when to write new values into the register S.

25



1	1	1	0	x	1	1	0	1	
0	0	0	0	1	1	0	1		[Running sum] [Multiplier]
1	1	1	0						multiplicand ($B_0 = 1$)
0	1	1	1	0	1	1	0	1	carry out stored, shift right
0	0	0	0						shifted zeros ($B_1 = 0$)
0	1	1	1	0	1	1	0	1	carry out stored, shift right
0	0	1	1	1	0	1	1	1	multiplicand ($B_2 = 1$)
1	1	1	0						carry out stored, shift right
1	0	0	0	1	1	0	1	1	multiplicand ($B_3 = 1$)
1	0	0	0	1	1	0	1	1	carry out stored, shift right
1	1	1	0						multiplicand ($B_3 = 1$)
1	0	1	1	0	1	1	0	1	final product
1	0	1	1	0	1	1	0	1	

			1	0	1	A: -3_{10}				1	0	1	A: -3_{10}	
x			1	1	1	B: -1_{10}				1	1	1	B: -1_{10}	
			0	0	0	0				0	0	0	0	
+			1	1	0	1				1	1	0	1	
			1	1	1	0	1			1	1	1	0	1
+			1	1	0	1				1	1	1	0	1
			1	1	0	1				1	1	0	1	1
+			1	1	0	1				1	1	0	1	1
			1	0	1	0	1	1	wrong					
+			0	1	1	0	0	0	correct					
			0	0	0	0	1	1						

001100 =

2s'comp(1101) = 0011 << 1

001100 =
2s'comp(1101) = 0011 << 2

a) You are asked to design a digital system, whose specification is given as:

The system counts the number of button presses that a person can do in a second.

If the system shall be implemented by an FPGA development board, like what you did in our lab and design project, explain how you would model the inputs and outputs of the system using digital devices and create initial design of your system (i.e. entry stage in the design process).

[5 marks]

Solutions

Modelling 1: input – the push button and the clock signal

(1 mark)

Modelling 2: output – some kinds of displays, e.g. LEDs or 7-segment displays to show the number of presses

(1 mark)

Entry 1: provided the design models in HDL like VHDL or Verilog

(2 marks)

Entry 2: the design is likely to be modelled as a FSM as well

(1 mark)

i) What is the key advantage of the bit-slicing technique in circuit construction?

(2 marks)

i) This technique allows easy expansion of the ALU to an arbitrary bit width.

(2 marks)

Solution

```
comb_proc: process(PS)
begin
```

(1 mark)

```
    Sound_Bell <= '0';    -- pre-assign output
    Cooker_On <= '0';    -- pre-assign output
```

(1 mark)

architecture Arch_Microwave_Oven of Entity_Microwave_Oven is
type state_type is (Initial, Cooking, Stop_Cooking); -- e.g. 3 states

```
attribute ENUM_ENCODING: STRING;
attribute ENUM_ENCODING of state_type:
```

```
type is "100 010 100";
signal PS, NS: state_type;
```


Exercises on Datapath and Control

Q8

The following algorithm is used to count the number of consecutive 1's in an 8-bit binary number. Answer the following questions

```
i = 0, Number_consecutive_1s = 0, Number_of_Bits = 8
while ( i < Number_of_Bits ) do {
    if ( i > 0 and Binary_Number(i) = '1' and Binary_Number(i-1) = '1' ) {
        Number_consecutive_1s = Number_consecutive_1s + 1
    }
    i = i + 1
}
output(Number_consecutive_1s);
```

- a) Express the algorithm in RTL/RTN. You should generate a done signal when the algorithm finishes. In addition, you should use no more than four registers
- b) The figure shows the datapath associated with the algorithm described above. Explain the correspondence between the variables used in the algorithm and the registers (labelled W, X, Y, and Z) in the figure



Datapath associated with the algorithm described above